Efabless Repositories
Code hosting system for your Efabless projects
All Projects 52
omla / vector_compressor
This is simple microprocessor. Instruction Set Architecture (ISA). The data bus is 16 bits wide. Address bus is 12 bits wide. The instructions are like old 8086 microprocessors. This tape-out has 8KB on-chip RAM. Targeted for calculator
0
•
0
•
0
•
0
•
Updated a year ago
omla / z2a_mt
A bidirectional counter is a sequential up/down That has the ability to count in both directions Either from some preset value as well as zero. In This up/down counter an external input is used for Using either up or down mode. Counter that can count in both directions either Up or Down depending on the state of their input control pin and...
0
•
0
•
0
•
0
•
Updated a year ago
omla / z2a_mt_re
We have implemented mixed signals blocks: A SAR-ADC with 12b and OSR=1...256 (decimation filter included)
0
•
0
•
0
•
0
•
Updated a year ago